




# Coherence Verification: QCMBR (Overview)

Caroline

# Overview: Synthesizing formally verified memory consistency models from Murphi coherence protocols - Complex Memory w/ Caches





# Coherence Verification: QCMBR (Hands-On)

Yao

## Roadmap: Apply QCMBR+CohCheck on a buggy VI protocol

- **Step 1: [Input] Annotations**
- Step 2: [Output] Run QCMBR+CohCheck on a buggy VI protocol
- Step 3: [Output] Inspect the verification results and fix the bug
- Step 4: [Output] Re-run CohCheck on the fixed VI  $\mu$ SPEC<sub>CCI</sub> model

In this section, we will work under the qcmbbr folder:


```
$ cd ~/fava_isca2026/qcmbbr;
```

# [Hands-On] Annotations

**Step 1:** In the input Murφ model, annotate each point a message is sent or received and supply metadata, including state lists and variable names holding requests, request types, store data values, and load return values

**Example:** Buggy VI protocol adapted from [UMich EECS570 course material](#)

```
$ cd murphi && vim protocols/plain/mi_no_fetch_on_write_buggy.m
```



```

46 type
...
82 ProcStateEnum: enum { P_I, P_IVD, P_V};
83
84 ProcState:
85   Record
86     state: ProcStateEnum;
87     val: Value;
88   End;
...
94 var
...
96 HomeNode: HomeState;
97 Procs: array [Proc] of ProcState;
...
  
```

Cache controller (CC) coherence states

```

276 rule "load_P_I"
277   -- only if previous transaction is done
278   (p.state = P_I) & !msgBufNonEmpty &
279   IsUndefined(gBuf.src)
280   ==>
281   get_load_req(n);
282   send_req (GetMsg, n, UNDEFINED, UNDEFINED);
283   p.state := P_IVD;
  
```

`rule` defines transition relation

Invoked when a CC receives load request in I state

CC struct: state and value

Array of CC structs

Triggering of rule invokes several functions and transitions to IV<sup>D</sup>


protocols/plain/mi\_no\_fetch\_on\_write\_buggy.m

## [Hands-On] Annotations

**Step 1:** In the input Murφ model, annotate each point a message is sent or received and supply metadata, including state lists and variable names holding requests, request types, store data values, and load return values

**Example:** Buggy VI protocol adapted from [UMich EECS570 course material](#)

```
$ cd murphi && vim protocols/plain/mi_no_fetch_on_write_buggy.m
```



```
276 rule "load_P_I"
277   -- only if previous transaction is done
278   (p.state = P_I & !msgBufNonEmpty &
279    IsUndefined(gBuf.src)
279   ==>
280    get_load_req(n);
281    send_req (GetMsg, n, UNDEFINED, UNDEFINED);
282    p.state := P_IVD;
```

```
153 Procedure send_req(mtype:MessageType;
154 src:Node;
155 dst:Node;
156 val:Value;
157 );
...
162 gBuf.mtype := mtype;
163 gBuf.src := src;
164 gBuf.dst := dst;
165 gBuf.val := val;
166 for n:Node do
167   ackBus[n] := false;
168 endfor;
169 -- #SENDING,gBuf
...
```

``rule` defines transition relation`

Invoked when a CC receives load request in I state

Triggering of rule invokes several functions and transitions to IV<sup>D</sup>


protocols/plain/mi\_no\_fetch\_on\_write\_buggy.m

# [Hands-On] Annotations

**Step 1:** In the input Murφ model, annotate each point a message is sent or received and supply metadata, including state lists and variable names holding requests, request types, store data values, and load return values

**Example:** Buggy VI protocol adapted from [UMich EECS570 course material](#)

```
$ cd murphi && vim protocols/plain/mi_no_fetch_on_write_buggy.m
```



``rule` defines transition relation`

Invoked when a CC receives load request in I state

```

276 rule "load_P_I"
277   -- only if previous transaction is done
278   (p.state = P_I & !msgBufNonEmpty &
279   IsUndefined(gBuf.src)
280   ==>
281   get_load_req(n);
282   send_req (GetMsg, n, UNDEFINED, UNDEFINED);
283   p.state := P_IVD;
  
```

Triggering of rule invokes several functions and transitions to IV<sup>D</sup>

Generic message send request (can be invoked by any controller)

```

153 Procedure send_req(mtype:MessageType;
154 src:Node;
155 dst:Node;
156 val:Value;
157 );
...
162   gBuf.mtype := mtype;
163   gBuf.src := src;
164   gBuf.dst := dst;
165   gBuf.val := val;
166   for n:Node do
167
168
169
...
  
```

Message contains: name, src CC, dst CC, value

protocols/plain/mi\_no\_fetch\_on\_write\_buggy.m

## [Hands-On] Annotations

**Step 1:** In the input Murϕ model, annotate each point a message is sent or received and supply metadata, including state lists and variable names holding requests, request types, store data values, and load return values

**Example:** Buggy VI protocol adapted from [UMich EECS570 course material](#)

```
$ vim src/VI_buggy_gconsts.py
```

```
153 Procedure send_req(mtype:MessageType;
154 src:Node;
155 dst:Node;
156 val:Value;
157 );
...
162 gBuf.mtype := mtype;
163 gBuf.src := src;
164 gBuf.dst := dst;
165 gBuf.val := val;
166 for n:Node do
167   ackBus[n] := false;
168 endfor;
169 -- #SENDING, gBuf
...
```

Annotate the point where message preparation completes

protocols/plain/mi\_no\_fetch\_on\_write\_buggy.m

Input

```
2 all_req_types = ["ci_load", "ci_store", "ci_evict"]
3 req_is_read = ["ci_load"]
4 type_with_args = ["ci_store"]
...
16 m_proc_state_type = "ProcStateEnum"
17 m_proc_state_field = "state"
...
34 all_cc_states = ["P_I", "P_IVD", "P_V"]
35 all_cc_stable_states = ["P_I", "P_V"]
```

Request types

Variable name for CC's coherence state

src/VI\_buggy\_gconsts

All coherence states and stable states

## Roadmap: Run QCMBR+CohCheck on a buggy VI protocol

- Step 1: [Input] Annotations
- **Step 2: [Output] Run QCMBR+CohCheck on a buggy VI protocol**
- Step 3: [Output] Inspect the verification results and fix the bug
- Step 4: [Output] Re-run CohCheck on the fixed VI  $\mu\text{SPEC}_{\text{CCI}}$  model

## [Hands-On] Roadmap: Run QCMBR+CohCheck on a buggy VI protocol

**Step 2:** QCMBR's inputs are a Mur $\phi$  model and metadata; its output is a verified  $\mu$ SPEC<sub>CCI</sub> model. CohCheck conducts litmus-test based evaluation against the synthesized  $\mu$ SPEC<sub>CCI</sub> model.

**Example:** Coherence verification on synthesized  $\mu$ SPEC<sub>CCI</sub> of the buggy VI protocol

```
$ vim artifact/vi_buggy_test.uarch
$ cd ../check/sandbox/murphi_tests && ./eval.sh run
```

### QCMBR Output & CohCheck Input

```
1 StageName 0 "CReq".
2 VTStageName 1 0 "cc_P_I_1".
3 StageName 2 "cc_P_I_lst".
4 VTStageName 3 1 "cc_P_IVD_1".
5 StageName 4 "cc_P_IVD_lst".
...
335 Axiom "ci_load_upath":
336 forall microop "i", OnCore c i => (~AccessType
  InitAcc i ^ ~AccessType Evict i ^ IsAnyRead i)=>
337 ((ExpandMacro h_empty_case ^
338 ExpandMacro _c_case_ci_load_0 ^
339 ExpandMacro c_case_label0
340 :
341 (ExpandMacro h_empty_case ^
342 ExpandMacro c_case_ci_load_1 ^
343 ExpandMacro c_case_label_1
344 :
345 (((ExpandMacro h_case_H_I_GetMsg_0 )) ^
346 ExpandMacro c_case_ci_load_2 ^
347 ExpandMacro c_case_label_2
```

artifact/vi\_buggy\_test.uarch

### CohCheck Output

Test	Time	TimeSMT	Bugs	Strict	Inst#
2_2W	0.41	1.22	Yes	No	8
co-iriw	0.58	2.56	No	No	10
co-mp	0.20	1.08	No	No	8
coRR	0.10	0.51	No	No	7
coRW1	0.02	0.03	No	No	3
coRW2_P	0.13	0.55	No	No	7
coRW2	0.13	0.56	No	No	7
coWR_1thd	0.03	0.07	Yes	No	3
coWR2_2	0.07	0.33	No	No	6
coWR2	0.09	0.32	No	Yes	6
coWR	0.14	0.64	No	No	7
coWW_R	0.11	0.61	Yes	No	7
coWW	0.04	0.08	No	No	4
n4	0.51	1.68	No	No	8
n5	0.19	0.58	No	No	6
S_poss	0.30	1.31	No	No	8
...					

result after running eval.sh

## [Hands-On] Roadmap: Run QCMBR+CohCheck on a buggy VI protocol

**Step 2:** QCMBR's inputs are a Mur $\phi$  model and metadata; its output is a verified  $\mu$ SPEC<sub>CCI</sub> model. CohCheck conducts litmus-test based evaluation against the synthesized  $\mu$ SPEC<sub>CCI</sub> model.

**Example:** Coherence verification on synthesized  $\mu$ SPEC<sub>CCI</sub> of the buggy VI protocol

```
$ vim artifact/vi_buggy_test.uarch
$ cd ../check/sandbox/murphi_tests && ./eval.sh run
```

### QCMBR Output & CohCheck Input

```
1 StageName 0 "CReq".
2 VTStageName 1 0 "cc_P_I_1".
3 StageName 2 "cc_P_I_lst".
4 VTStageName 3 1 "cc_P_IVD_1".
5 StageName 4 "cc_P_IVD_lst".
...
335 Axiom "ci_load_upath":
336 forall microop "i", OnCore c i => (~AccessType
  InitAcc i ^ ~AccessType Evict i ^.IsAnyRead i)=>
337 ((ExpandMacro h_empty_case ^
338 ExpandMacro _c_case_ci_load_0 ^
339 ExpandMacro c_case_label0
340 )
341 (ExpandMacro h_empty_case ^
342 ExpandMacro c_case_ci_load_1 ^
343 ExpandMacro c_case_label_1
344 )
345 (((ExpandMacro h_case_H_I_GetMsg_0 )) ^
346 ExpandMacro c_case_ci_load_2 ^
347 ExpandMacro c_case_label_2
```

Symbolic instruction i on symbolic core c

Beginning (1) of the time of CC in coherence state P\_I

End (lst) of the time of CC in coherence state P\_I

If i is a read request

Disjunction ( $\vee$ ) over a ways in which read req executed by the p

### CohCheck Output

Test	Time	TimeSMT	Bugs	Strict	Inst#
2_2W	0.41	1.22	Yes	No	8
co-iriw	0.58	2.56	No	No	10
co-mp	0.20	1.08	No	No	8
coRR	0.10	0.51	No	No	7
coRW1	0.02	0.03	No	No	3
coRW2_P	0.13	0.55	No	No	7
coRW2	0.13	0.56	No	No	7
coWR_1thd	0.03	0.07	Yes	No	3
coWR2_2	0.07	0.33	No	No	6
coWR2	0.09	0.32	No	Yes	6
coWR	0.14	0.64	No	No	7
coWW_R	0.11	0.61	Yes	No	7
coWW	0.04	0.08	No	No	4
n4	0.51	1.68	No	No	8
n5	0.19	0.58	No	No	6
S_poss	0.30	1.31	No	No	8
...					

result after running eval.sh

artifact/vi\_buggy\_test.uarch

## Roadmap: Apply QCMBR+CohCheck on a buggy VI protocol

- Step 1: [Input] Annotations
- Step 2: [Output] Run QCMBR+CohCheck on a buggy VI protocol
- **Step 3: [Output] Inspect the verification results and fix the bug**
- Step 4: [Output] Re-run CohCheck on the fixed VI  $\mu\text{SPEC}_{\text{CCI}}$  model

# [Hands-On] Inspect the evaluation result and fix the bug

**Step 3:** CohCheck leverages  $\mu$ HB analysis, which models hardware-specific program execution as directed graph. **An acyclic graph for a forbidden program execution indicates a bug.**

**Example:** View the acyclic  $\mu$ HB graph for `coWR_1thd`

`$ ./eval.sh view`

```
Initial: [x] = 0
C0
i0: ST [x] ← 1
i1: LD [x] → r1
Coherence forbids: r1 = 0
coWR_1thd.test
```

i0 at row label `cc_P_IVD_1`

- V-PiCL: Value-Permission pair orchestrated by protocol during request execution
- Value associated with each V-PiCL in terminal output

```
====> v 2 h_H_I_1 has value [(0, ...
====> v 0 h_H_V_1 has value [(0, ...
====> v 0 cc_P_IVD_1 has value [(1, ...
'order node g0_c0_0_46', 'order node g0_c0_0_29')
====> v 0 cc_P_V_1 has value [(0, ...
....
```


i1 at row label `cc_P_V_1`

CC in state  $IV^D$  starts (`_1`)

CC in state  $IV^D$  ends (`_lst`)

Value of 1

Value of 0!



# [Hands-On] Inspect the evaluation result and fix the bug

**Step 3:** CohCheck leverages  $\mu$ HB analysis, which models hardware-specific program execution as directed graph. **An acyclic graph for a forbidden program execution indicates a bug.**

**Example:** View the acyclic  $\mu$ HB graph for `coWR_1thd`

`$ ./eval.sh view`

```
Initial: [x] = 0
C0
i0: ST [x] ← 1
i1: LD [x] → r1
Coherence forbids: r1 = 0
coWR_1thd.test
```

- V-PiCL: Value-Permission pair orchestrated by protocol during request execution
- Value associated with each V-PiCL in terminal output

```
==> v 2 h_H_I_1 has value [(0, ...
==> v 0 h_H_V_1 has value [(0, ...
==> v 0 cc_P_IVD_1 has value [(1, ...
'order_node_g0_c0_0_46', 'order_node_g0_c0_0_29')]
==> v 0 cc_P_V_1 has value [(0, ....
.....
```

result after running ``eval.sh view``




image displayed after running ``eval.sh view``

## [Hands-On] Inspect the evaluation result and fix the bug

**Step 3:** QCMBR uses property generation and model checking to produce the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model  $\rightarrow$  every expression in the  $\mu\text{SPEC}_{\text{CCI}}$  model can be traced back to a property evaluation result


**Example:** Take a look at the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model to debug

```
$ cd ../../../../murphi/ && vim -o artifact/vi_buggy_test.uarch  
build/s3_2_reachable_set_val/_build/P_I_ci_store_0_val_eq_req_for_P_V.txt
```

### QCMBR Output & CohCheck Input

```
116 DefineMacro "c_case_ci_store_2":  
117 AddEdge ((i, CReq), (i, MResp), "", "black") ^  
118 AddEdges[((i, CReq), (i, cc_P_IVD_1), "to_picl_msg", "black");  
119 ((i, cc_P_IVD_1), (i, out_h_GetMsg), "to_picl_msg", "black");  
120 ((i, out_h_GetMsg), (i, in_h_DataRespMsg), "to_picl_msg", "black");  
121 ((i, in_h_DataRespMsg), (i, cc_P_IVD_lst), "to_picl_msg", "black");  
122 ((i, cc_P_IVD_lst), (i, cc_P_V_1), "to_picl_msg", "black");  
123 ((i, cc_P_V_1), (i, MResp), "to_picl_msg", "black");  
124 ((i, MResp), (i, cc_P_V_lst), "to_picl_msg", "black")] ^  
  
...  
126 AssocValEqDataOfI (i, cc_P_IVD_1) i ^  
127 AssocValEqCmp (i, cc_P_V_1) (i, in_h_DataRespMsg).  
  
...  
350 Axiom "ci_store_upath":  
351 forall microop "i", OnCore c i => (~AccessType InitAcc i ^ ~AccessType  
Evict i ^.IsAnyWrite i)=>  
  
...  
361 ExpandMacro c_case_ci_store_2 ^
```

artifact/vi\_buggy\_test.uarch



### Intermediate output

```
113 Rule store_P_I, v:Value_1, n:Proc_3 fired.  
114 prevProcs:P_I  
115 prevProcReq.cl:Value_1  
116 prevProcReq.vld:true  
117 prevProcReq.tp:ci_store  
118 Procs[Proc_3].state:P_IVD  
119 Procs[Proc_3].val:Value_1  
  
...  
179 Rule receiveFromBus, n:Proc_3 fired.  
180 Procs[Proc_3].state:P_V  
181 Procs[Proc_3].val:Value_2  
182 ackBus[Proc_3]:true  
183 -----
```

build/s3\_2\_reachable\_set\_val/\_build/P\_I\_ci\_store\_0\_val\_eq\_req\_for\_P\_V.txt

# [Hands-On] Inspect the evaluation result and fix the bug

**Step 3:** QCMBR uses property generation and model checking to produce the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model  $\rightarrow$  every expression in the  $\mu\text{SPEC}_{\text{CCI}}$  model can be traced back to a property evaluation result

**Example:** Take a look at the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model to debug

```
$ cd ../../../../murphi/ && vim -o artifact/vi_buggy_test.uarch  
build/s3_2_reachable_set_val/_build/P_I_ci_store_0_val_eq_req_for_P_V.txt
```

## QCMBR Output & CohCheck Input

```
116 DefineMacro "c_case_ci_store_2":  
117 AddEdge ((i, CReq), (i, MResp), "", "black") /\br/>118 AddEdges[((i, CReq), (i, cc_P_IVD_1), "to_picl_msg", "black");  
119 ((i, cc_P_IVD_1), (i, out_h_GetMsg), "to_picl_msg", "black");  
120 ((i, out_h_GetMsg), (i, l_msg), "black");  
121 ((i, l_msg), (i, MResp), "black");  
122 ((i, MResp), (i, cc_P_V_1st), "black");  
123 ((i, cc_P_V_1st), (i, MResp), "to_picl_msg", "black");  
124 ((i, MResp), (i, cc_P_V_1st), "to_picl_msg", "black")] /\
```

Expanded/instantiated when its case\_2 for store

Happens-before between i visiting CReq and i visiting IV<sup>D</sup>

```
... AssocValEqDataOfT (i, cc_P_IVD_1) i /\br/>127 AssocValEqCmp (i, cc_P_V_1) (i, in_h_DataRespMsg)  
...  
350 AssocValEqDataOfT (i, cc_P_V_1) i /\br/>351 f  
Evict  
...  
361 E
```

The value changes when finishing transaction => It should have matched store's data arg => Property checking value-argument match during this particular transaction is cex (inside qcmb).

Trace produced for property that checks value changes from previous state during transition from IV<sup>D</sup> to V during store execution (inside qcmb).

```
113 Rule store_P_I v:Value_1, n:Proc_3 fired.  
114 prevProcs:P_I  
115 prevProcReq.cl:Value_1  
116 prevProcReq.vl:true  
117 prevProcReq.to_ci:store  
118 Procs[Proc_3].state:P_IVD  
119 Procs[Proc_3].val:Value_1  
...  
179 Rule receiveFromBus, n:Proc_3 fired.  
180 Procs[Proc_3].state:P_V  
181 Procs[Proc_3].val:Value_2  
182 ackbus[Proc_3]:true  
183 -----
```

build/s3\_2\_reachable\_set\_val/\_build/P\_I\_ci\_store\_0\_val\_eq\_req\_for\_P\_V.txt

# [Hands-On] Inspect the evaluation result and fix the bug

**Step 3:** QCMBR uses property generation and model checking to produce the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model  $\rightarrow$  every expression in the  $\mu\text{SPEC}_{\text{CCI}}$  model can be traced back to a property evaluation result

**Example:** Take a look at the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model to debug

```
$ vim protocols/plain/mi_no_fetch_on_write_buggy.m
```

```
287 ruleset v:Value Do
288   rule "store_P_I"
289     (p.state = P_I) & !msgBufNonEmpty & IsUndefined(gBuf.src)
290     ==>
291     get_store_req(n, v);
292     curReqs[n].vld := true;
293     curReqs[n].tp := store;
294     send_req (GetMsg, n, UNDEFINED, UNDEFINED);
295     p.state := P_IVD;
296     p.val := v;
297   endrule;
```

The argument for store is `v`

- `rule` defines transition relation  
- invoked when a core receives store request at I state

Define the transition when CC receives msg

```
224 Procedure ProcReceive(msg:Message; p:Proc);
...
239   case P_IVD:
240     switch msg.mtype
241     case DataRespMsg:
242       assert (msg.dst = p) "Huh not for me?";
243       pv := msg.val;
244       ps := P_V;
...
337 ruleset n:Node Do
338   rule "receiveFromBus"
...
346   -- #RECEIVING_gBuf
347   ProcReceive(gBuf, n);
348   endif;
...
```

At IV<sup>D</sup>, receiving DataRespMsg

Value updated! Fine for load but not for store!

protocols/plain/mi\_no\_fetch\_on\_write\_buggy.m

## [Hands-On] Inspect the evaluation result and fix the bug

**Step 3:** QCMBR uses property generation and model checking to produce the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model  $\rightarrow$  every expression in the  $\mu\text{SPEC}_{\text{CCI}}$  model can be traced back to a property evaluation result

**Example:** Take a look at the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model to debug

```
$ vim -o protocols/plain/mi_no_fetch_on_write_buggy.m
    protocols/plain/mi_no_fetch_on_write_coh_model.m
```

```
224 Procedure ProcReceive(msg:Message; p:Proc);
...
239   case P_IVD:
240     switch msg.mtype
241     case DataRespMsg:
242       assert (msg.dst = p) "Huh not for me?";
243       pv := msg.val;
244       ps := P_V;
...
337 ruleset n:Node Do
338   rule "receiveFromBus"
...
346     -- #RECEIVING,gBuf
347     ProcReceive(gBuf, n);
348   endif;
...
```

```
protocols/plain/mi_no_fetch_on_write_buggy.m
```

```
239   case P_IVD:
240     switch msg.mtype
241     case DataRespMsg:
242       assert (msg.dst = p) "Huh not for me?";
243       if (!isundefined(curRequets[p].vld) &
244         curRequets[p].vld & curRequets[p].tp != store ) then
245         pv := msg.val;
246         -- #RETLD,CL
247       else
248         LastWrite := pv;
249       endif;
250       curRequets[p].vld := false;
251       ps := P_V;
```

```
protocols/plain/mi_no_fetch_on_write_coh_model.m
```

## [Hands-On] Inspect the evaluation result and fix the bug

**Step 3:** QCMBR uses property generation and model checking to produce the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model  $\rightarrow$  every expression in the  $\mu\text{SPEC}_{\text{CCI}}$  model can be traced back to a property evaluation result

**Example:** Take a look at the synthesized  $\mu\text{SPEC}_{\text{CCI}}$  model to debug

```
$ vim -o protocols/plain/mi_no_fetch_on_write_buggy.m
    protocols/plain/mi_no_fetch_on_write_coh_model.m
```

```
224 Procedure ProcReceive(msg:Message; p:Proc);
...
239 case P_IVD:
240     switch msg.mtype
241     case DataRespMsg:
242         assert (msg.dst = p) "Huh not for me?";
243         pv := msg.val;
244         ps := P_V;
...
337 ruleset n:Node Do
338     rule "receiveFromBus"
...
346         -- #RECEIVING,gBuf
347         ProcReceive(gBuf, n);
348     endif;
...
```

protocols/plain/mi\_no\_fetch\_on\_write\_buggy.m

```
239 case P_IVD:
240     switch msg.mtype
241     case DataRespMsg:
242         assert (msg.dst = p) "Huh not for me?";
243         if (!isundefined(curRequsts[p].vld) &
244             curRequsts[p].vld & curRequsts[p].tp != store ) then
245             pv := msg.val;
246             -- #RETLD,CL
247         else
248             LastWrite := pv;
249         endif;
250         curRequsts[p].vld := false;
251         ps := P_V;
```

Update cache line value  
only if active request is  
not store

proto

Otherwise if request is a store, then we treat data  
only as an ack and transition to V state



## Roadmap: Apply QCMBR+CohCheck on a buggy VI protocol

- Step 1: [Input] Annotations
- Step 2: [Output] Run QCMBR+CohCheck on a buggy VI protocol
- Step 3: [Output] Inspect the verification results and fix the bug
- **Step 4: [Output] Re-run CohCheck on the fixed VI  $\mu$ SPEC<sub>CCI</sub> model**

## [Hands-On] : Re-run CohCheck on the synthesized $\mu$ SPEC for fixed VI

**Step 4:** Re-run QCMBR on the fixed protocol model and use CohCheck to conduct litmus-test based evaluation against the synthesized  $\mu$ SPEC<sub>cc1</sub> model

**Example:** Coherence verification on synthesized  $\mu$ SPEC<sub>cc1</sub> model of the fixed VI protocol introduced in previous slide

```
$ vimdiff artifact/{vi_test,vi_buggy_test}.uarch
```

```
116 DefineMacro "c_case_ci_store_2":
117 AddEdge ((i, CReq), (i, MResp), "", "black") ^
118 AddEdges[((i, CReq), (i, cc_P_IVD_1), "to_picl_msg", "black");
119 ((i, cc_P_IVD_1), (i, out_h_GetMsg), "to_picl_msg", "black");
120 ((i, out_h_GetMsg), (i, in_h_DataRespMsg), "to_picl_msg", "black");
121 ((i, in_h_DataRespMsg), (i, cc_P_IVD_lst), "to_picl_msg", "black");
122 ((i, cc_P_IVD_lst), (i, cc_P_V_1), "to_picl_msg", "black");
123 ((i, cc_P_V_1), (i, MResp), "to_picl_msg", "black");
124 ((i, MResp), (i, cc_P_V_lst), "to_picl_msg", "black")] ^
...
126 AssocValEqDataOfI (i, cc_P_IVD_1) i ^
127 AssocValEqCmp (i, cc_P_V_1) (i, in_h_DataRespMsg).
```

artifact/vi\_buggy\_test.uarch

```
116 DefineMacro "c_case_ci_store_2":
117 AddEdge ((i, CReq), (i, MResp), "", "black") ^
118 AddEdges[((i, CReq), (i, cc_P_IVD_1), "to_picl_msg", "black");
119 ((i, cc_P_IVD_1), (i, out_h_GetMsg), "to_picl_msg", "black");
120 ((i, out_h_GetMsg), (i, in_h_DataRespMsg), "to_picl_msg", "black");
121 ((i, in_h_DataRespMsg), (i, cc_P_IVD_lst), "to_picl_msg", "black");
122 ((i, cc_P_IVD_lst), (i, cc_P_V_1), "to_picl_msg", "black");
123 ((i, cc_P_V_1), (i, MResp), "to_picl_msg", "black");
124 ((i, MResp), (i, cc_P_V_lst), "to_picl_msg", "black")] ^
...
126 AssocValEqDataOfI (i, cc_P_IVD_1) i ^
127 AssocValEqDataOfI (i, cc_P_V_1) i.
```

artifact/vi\_test.uarch

## [Hands-On] : Re-run CohCheck on the synthesized $\mu$ SPEC for fixed VI

**Step 4:** Re-run QCMBR on the fixed protocol model and use CohCheck to conduct litmus-test based evaluation against the synthesized  $\mu$ SPEC<sub>cc1</sub> model

**Example:** Coherence verification on synthesized  $\mu$ SPEC<sub>cc1</sub> model of the fixed VI protocol introduced in previous slide

```
$ cd ../check/sandbox/murphi_tests && ./eval.sh run_fix
```

est	Time	TimeSMT	Bugs	Strict	Inst#
2_2W	0.45	1.27	No	No	8
co-irw	0.54	2.68	No	No	10
co-mp	0.20	1.19	No	No	8
coRR	0.11	0.49	No	No	7
coRW1	0.02	0.03	No	No	3
coRW2_P	0.15	0.63	No	No	7
coRW2	0.14	0.60	No	No	7
coWR_1thd	0.03	0.06	No	No	3
coWR2_2	0.09	0.33	No	No	6
coWR2	0.08	0.31	No	No	6
coWR	0.14	0.61	No	No	7
coWW_R	0.15	0.65	No	No	7
coWW	0.04	0.07	No	No	4
n4	0.71	1.64	No	No	8
n5	0.17	0.58	No	No	6
S_poss	0.30	1.10	No	No	8
ssl	0.07	0.15	No	No	4
W_evict2	0.02	0.03	No	No	3
W_evict	0.03	0.03	No	No	3
W_R_fr	0.04	0.07	No	No	4
W_R_rf	0.03	0.07	No	No	4
W_RW_rf	0.12	0.60	No	No	7

No bugs and no too-strong results

result after running eval.sh

## Other outputs

Run full qcmbr to generate  $\mu\text{SPEC}_{\text{CCI}}$

- `./full_flow_2.sh`

Run full CohCheck to verify  $\mu\text{SPEC}_{\text{CCI}}$ -MCM compliance:

- `./eval.sh mcm`