




Memory Consistency Model Verification: RTL2 μ SPEC (Overview)

Caroline

Overview: Synthesizing formally verified **memory consistency models** from SystemVerilog RTL - **Cores w/ Atomic Memory**




→ Early prototype evaluated on *Apple hardware* [Summer'21].

<https://github.com/yaohsiaopid/rtl2uspec>

Prior Work: The Check Tools verify a microarchitecture's memory consistency model implementation w.r.t. a **μ SPEC model** representation of it

Microarchitecture




```
//  $\mu$ PATH axioms
Axiom "St_exe_path":
forall microops i, IsAnyWrite i  $\Rightarrow$  AddEdges [((i, IF), (i, DX));
((i, DX), (i, WB));
((i, WB), (i, SB)); ((i, SB), (i, mem))];
...
// inter- $\mu$ PATH axioms
Axiom "DX_in_order":
forall microops i, j, ProgramOrder i j  $\Rightarrow$ 
AddEdge ((i, DX), (j, DX)).
Axiom BeforeAllWrites:
forall microops i, j, IsAnyRead i /\ IsAnyWrite j /\ SamePA i j /\
DataFromInitStateAtPA i  $\Rightarrow$  AddEdge ((i, DX), (j, ( $\emptyset$ , mem))).
...
```

μ SPEC Model

Encodes the space of
all μ arch executions
of all programs as
 μ HB graphs.



[Lustig+, ASPLOS'16]

Prior Work: The Check Tools verify a microarchitecture's memory consistency model implementation w.r.t. a **μSPEC model** representation of it



* or all forbidden litmus tests [Manerkar+, MICRO'18]

Our Procedure: Synthesize intra-μPATH axioms for relevant committed instructions → synthesize **struct/sync** and **dataflow** inter-μPATH axioms





Memory Consistency Model Verification: RTL2 μ SPEC (Hands-On)

Yao

Stanford | ENGINEERING

Roadmap: Apply RTL2 μ SPEC on CVA6

- **Step 1: [Inside] Structural Dependencies**
- Step 2: [Input] Annotate Write PLs and Read PLs
- Step 3: [Inside] Data Dependencies

In this section, we will work under rtl2mupath/fv folder:

```
$ cd ~/fava_isca2026/rtl2mupath/fv;
```

[Hands-On] Structural Dependencies

Step 1: A pair of instructions are involved in a structural dependency if they update the same state element(s), since these updates must be serialized.

Example: For all store/load pairs in program order, do they visit the mem_req PL (i.e., accessing memory hierarchy) in program order?

```
$ cd InterHBI/xStructural && ./run.sh && vim -o gen/SW_LW/out/HB_6.sv \  
  ../i0_pl.sv ../i1_pl.sv
```

```
234 wire i0_mem_req_s1 =  
235     (ex_stage_i.lsu_i.i_ord_sram.pc_i == pc0) &&  
236     (ex_stage_i.lsu_i.i_ord_sram.req_i == 1'b1) &&  
237     1'b1;
```

fv/InterHBI/i0_pl.sv

```
236 wire i1_mem_req_s1 =  
237     (ex_stage_i.lsu_i.i_ord_sram.pc_i == pc1) &&  
238     (ex_stage_i.lsu_i.i_ord_sram.req_i == 1'b1) &&  
239     1'b1;
```

fv/InterHBI/i1_pl.sv

```
113 I0_P0_I1: assume property (@(posedge clk_i)  
!i0_inst_begin_hpn -> !i1_instn_begin);
```

fv/InterHBI/xStructural/gen/SW_LW/out/HB_6.sv

```
126 wire e0 = i0_mem_req_s1 ;  
127 wire e1 = i1_mem_req_s1 ;  
...  
144 reg e0_hb_e1;  
145 always @(posedge clk_i) begin  
146     if (!rst_ni)  
147         e0_hb_e1 <= 1'b0;  
148     else begin  
149         if (e0 && !e0_hpn)  
150             e0_hb_e1 <= !(e1_hpn || e1);  
151     end  
152 end  
...  
168 HB_6: assert property (@(posedge clk_i)  
169     (i1_cmt_hpn & i0_cmt_hpn & e0_hpn) |-> e0_hb_e1);
```

fv/InterHBI/xStructural/gen/SW_LW/out/HB_6.sv

[Hands-On] Structural Dependencies

Step 1: A pair of instructions are involved in a structural dependency if they update the same state element(s), since these updates must be serialized.

Example: For all store/load pairs in program order, do they visit the mem_req PL (i.e., accessing memory hierarchy) in program order?

```
$ cd InterHBI/xStructural && ./run.sh && vim -o gen/SW_LW/out/HB_6.sv \  
  ../i0_pl.sv ../i1_pl.sv
```

```
234 wire i0_mem_req_s1 =  
235   (ex_stage_i.lsu_i.i_ord_sram.pc_i == pc0) &&  
236   (ex_stage_i.lsu_i.i_ord_sram.req_i == 1'b1) &&  
237   1'b1;
```

fv/InterHBI/i0_pl.sv

```
236 wire i1_mem_req_s1 =  
237   (ex_stage_i.lsu_i.i_ord_sram.pc_i == pc1) &&  
238   (ex_stage_i.lsu_i.i_ord_sram.req_i == 1'b1) &&  
239   1'b1;
```

fv/InterHBI/i1_pl.sv

```
113 I0_P0_I1: assume property (@(posedge clk_i)  
!i0_inst_begin_hpn -> !i1_instn_begin);
```

fv/InterHBI/xStructural/gen/SW_LW/out/HB_6.sv

Assume i0 and
i1 are in
program order

```
126 wire e0 = i0_mem_req_s1 ;  
127 wire e1 = i1_mem_req_s1 ;  
...  
144 reg e0_hb_e1;  
145 always @(posedge clk_i) begin  
146   if (!rst_ni)  
147     e0_hb_e1 <= 1'b0;  
148   else begin  
149     if (e0 && !e0_hpn)  
150       ;  
151   end  
152 end
```

When e0 happens (1st time),
e0_hb_e1 records whether
e1 has already occurred

Assert that when both instructions commit and e0 has
occurred, then e0 must have happened before e1

```
HB_6: assert property (@(posedge clk_i)  
(i1_cmt_hpn & i0_cmt_hpn & e0_hpn) |-> e0_hb_e1);
```

fv/InterHBI/xStructural/gen/SW_LW/out/HB_6.sv


[Hands-On] Structural Dependencies

Step 1: A pair of instructions are involved in a structural dependency if they update the same state element(s), since these updates must be serialized.

Example: For all store/load pairs in program order, do they visit the mem_req PL (i.e., accessing memory hierarchy) in program order?

```
$ cd ../../..
```

```
$ ./RUN_JG.sh -j xEval -s InterHBI/xStructural/gen/SW_LW/out/HB_6.sv
```



Because loads can access memory with different-address stores in the store-buffer!

Type	Name	Engine	Bound	Traces	Time	Ta
Assume	ariane.issue_stage_i.i_scoreboar...	?		0	0.0 m	
Assume	ariane.ex_stage_i.lsu_i.i_ord_sra...	?		0	0.0 m	
Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?		0	0.0 m	
Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?		0	0.0 m	
Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?		0	0.0 m	
Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?		0	0.0 m	
Assert	ariane.HB_6	Tri	8	1	2.8 m	
Cover (re...	ariane.HB_6:precondition1	Tri	5 - 8	1	2.8 m	

```
168 HB_6: assert property (@(posedge clk_i)
169   (i1_cmt_hpn & i0_cmt_hpn & e0_hpn) |-> e0_hb_e1);
```

fv/InterHBI/xStructural/gen/SW_LW/out/HB_6.sv

Roadmap: Apply RTL2 μ SPEC on CVA6

- Step 1: [Inside] Structural Dependencies
- **Step 2: [Input] Annotate Write PLs and Read PLs**
- Step 3: [Inside] Data Dependencies


[Hands-On] Annotate Write PLs and Read PLs

Step 2: Data dependencies arise when a write instruction visits a Write PL (W-PL) and produces data for some address that is later read by a read instruction that visits a Read PL (R-PL).

Recall: For a given PL, its μ FSM's state summarizes the occupying instruction's state updates.

W-PL: Summarizes updates to state elements with $\langle \text{data} \rangle$ at $\langle \text{addr} \rangle$

R-PL: Summarizes updates to state elements with $\langle \text{data} \rangle$ read from address $\langle \text{addr} \rangle$



A1: For all writes w with $\text{addr } \langle \text{addr} \rangle$ and data value $\langle v \rangle$, does w always introduce $\langle v \rangle$ to $\langle W\text{-PL.data} \rangle$ when $\langle W\text{-PL.addr} \rangle = \langle \text{addr} \rangle$?

Decomposed property W-PL template

A2: For all reads r with $\text{addr } \langle \text{addr} \rangle$ that return data value $\langle v \rangle$, does r 's $\langle v \rangle$ always equal $\langle R\text{-PL.data} \rangle$ when r 's $\langle \text{addr} \rangle$ equals $\langle R\text{-PL.addr} \rangle$?

Decomposed property R-PL template

A3: For write w in program order before read r , where $\langle W\text{-PL.addr} \rangle = \langle R\text{-PL.addr} \rangle$, does w always visit $\langle W\text{-PL} \rangle$ before r visits $\langle R\text{-PL} \rangle$?

Decomposed property W-PL HB R-PL template

[Hands-On] Annotate Write PLs and Read PLs

Step 2: Data dependencies arise when a write instruction visits a Write PL (W-PL) and produces data for some address that is later read by a read instruction that visits a Read PL (R-PL).

Example: CVA6 W-PLs and R-PLs and related correctness property

```
$ cd InterHBI/Assoc && vim config.py
```

Input

```
1 issue_assoc_addr = ("issue_s16",  
"issue_stage_i.i_issue_read_operands.fu_data_o.operand_a +  
issue_stage_i.i_issue_read_operands.fu_data_o.imm")  
2 w_pls = [("mem_req_s1",  
"ex_stage_i.lsu_i.dcache_req_ports_o_st.virtual_address",  
"ex_stage_i.lsu_i.dcache_req_ports_o_st.data_wdata")]  
3 r_pls = [("mem_req_s1",  
"ex_stage_i.lsu_i.dcache_req_ports_o_ld.virtual_address",  
"ex_stage_i.lsu_i.dcache_req_ports_i_ld.data_rdata")]
```

config.py

Expression capturing the effective address of a memory instruction when the instruction is issued

Each W-PL is a tuple of:
(W-PL name, address signal, write data signal)

Each R-PL is a tuple of:
(R-PL name, address signal, read data signal)

Roadmap: Apply RTL2 μ SPEC on CVA6

- Step 1: [Inside] Structural Dependencies
- Step 2: [Input] Annotate Write PLs and Read PLs
- **Step 3: [Inside] Data Dependencies**

[Hands-On] Data Dependencies Proof A1

Step 3a: Decomposed property
A1 on W-PL

Example: Instantiated on CVA6
`$ vim out/data_sw.sv`

A1: For all writes w with addr $\langle addr \rangle$ and data value $\langle v \rangle$, does w always introduce $\langle v \rangle$ to $\langle W-PL.data \rangle$ when $\langle W-PL.addr \rangle = \langle addr \rangle$?

Decomposed property W-PL template


Intermediate Output

```
322 wire [64-1:0] data0;
323 data0_const: assume property (@(posedge clk_i) CONST(data0));
324 // register-read stage
325 i0_data: assume property (@(posedge clk_i) issue_s16 |->
326   (issue_stage_i.i_issue_read_operands.fu_data_o.operand_b == data0));
...
332 DATA: assert property (@(posedge clk_i) mem_req_s1 |->
   (ex_stage_i.lsu_i.dcache_req_ports_o_st.data_wdata == data0));
```

out/data_sw.sv

When store $i0$ is issued, assume its data operand is $data0$

Assert that when $i0$ visits W-PL mem_req_s1 , $W-PL.data$ holds the same value as specified by instruction operand



[Hands-On] Data Dependencies Proof A1

Step 3a: Decomposed property
A1 on W-PL

A1: For all writes w with addr $\langle addr \rangle$ and data value $\langle v \rangle$, does w always introduce $\langle v \rangle$ to $\langle W-PL.data \rangle$ when $\langle W-PL.addr \rangle = \langle addr \rangle$?

Decomposed property W-PL template

Example: Instantiated on CVA6

```
$ cd ../../ && ./RUN_JG.sh -j xEval -s InterHBI/Assoc/out/data_sw.sv
```

The screenshot shows a design tool interface. On the left, a design hierarchy tree is visible under the name 'ariane (ariane)'. The tree includes components like 'i_frontend', 'id_stage_i', 'issue_stage_i', 'ex_stage_i', 'commit_stage_i', 'csr_regfile_i', 'controller_i', and 'Packages'. On the right, a 'Properties' table is displayed. The table has columns for Type, Name, Engine, Bound, Traces, and Tires. The 'Assume' type is selected, and the table shows three entries for 'ariane.ex_stage_i.lsu_i.i_store_un...'. Below the table, a status bar indicates 'Total: 126', 'Filtered: 126', 'Selected: 1', and 'Validity: 1:0:35:90 | Run: 124:0:1'.

Type	Name	Engine	Bound	Traces	Tires
Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?		0	
Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?		0	
Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?		0	
Assert	ariane.DATA	Tri	12 -	0	
Cover (re...	ariane.DATA:precondition1	Hp	6	1	

[Hands-On] Data Dependencies Proof A3

Step 3b: Decomposed property A3

A3: For write w in program order before read r , where $\langle W\text{-PL.addr} \rangle = \langle R\text{-PL.addr} \rangle$, does w always visit $\langle W\text{-PL} \rangle$ before r visits $\langle R\text{-PL} \rangle$?

Decomposed property W-PL HB R-PL template

Example: Instantiated on CVA6 based on the annotation

```
$ cd InterHBI/xDataDep && ./run.sh && vim same_addr_dep.sv
```


Intermediate Output

```
125 wire [64-1:0] addr0;
126 addr0_const: assume property (@(posedge clk_i) CONST(addr0));
127 // register-read stage
128 i0_addr: assume property (@(posedge clk_i) i0_mem_req_s1 |->
129   ex_stage_i.lsu_i.dcache_req_ports_o_st.virtual_address == addr0);
130 i1_addr: assume property (@(posedge clk_i) i1_mem_req_s1 |->
131   ex_stage_i.lsu_i.dcache_req_ports_o_ld.virtual_address == addr0);
...
139 wire e0 = i0_mem_req_s1 ; // Write-PL
140 wire e1 = i1_mem_req_s1 ; // Read-PL
```

same_addr_dep.sv

When i_0 visits W-PL, W-PL.addr matches symbolic address $addr_0$

When i_1 visits R-PL, R-PL.addr matches symbolic address $addr_0$



[Hands-On] Data Dependencies Proof A3

Step 3b: Decomposed property A3

A3: For write w in program order before read r , where $\langle W\text{-PL.addr} \rangle = \langle R\text{-PL.addr} \rangle$, does w always visit $\langle W\text{-PL} \rangle$ before r visits $\langle R\text{-PL} \rangle$?

Decomposed property W-PL HB R-PL template

Example: Instantiated on CVA6 based on the annotation

```
$ cd InterHBI/xDataDep && ./run.sh && vim same_addr_dep.sv
```

$e0_hb_e1$: record if in the past $e0$ happens-before $e1$

Intermediate Output

```
125 wire [64-1:0] addr0;
126 addr0_const: assume property (@(posedge clk_i) CONST(addr0));
127 // register-read stage
128 i0_addr: assume property (@(posedge clk_i) i0_mem_req_s1 |->
129   ex_stage_i.lsu_i.dcache_req_ports_o_st.virtual_address == addr0);
130 i1_addr: assume property (@(posedge clk_i) i1_mem_req_s1 |->
131   ex_stage_i.lsu_i.dcache_req_ports_o_ld.virtual_address == addr0);
...
139 wire e0 = i0_mem_req_s1 ; // Write-PL
140 wire e1 = i1_mem_req_s1 ; // Read-PL
```

same_addr_dep.sv

$e0$: $i0$ visits mem_req_s1 (W-PL)
 $e1$: $i1$ visits mem_req_s1 (R-PL)

if $i1$ and $i0$ both commit and $e0$ occurred, then $e0_hb_e1$ should be 1

```
157 reg e0_hb_e1;
158 always @(posedge clk_i) begin
159   if (!rst_ni)
160     e0_hb_e1 <= 1'b0;
161   else begin
162     if (e0 && !e0_hpn)
163       e0_hb_e1 <= !(e1_hpn || e1); //
164     1 iff no re-ordering
165   end
166 end
...
181 HB_0: assert property (@(posedge clk_i)
182   (i1_cmt_hpn & i0_cmt_hpn & e0_hpn) |->
183   e0_hb_e1);
```

[Hands-On] Data Dependencies Proof A3

Step 3b: Decomposed property A3


A3: For write w in program order before read r , where $\langle W-PL.addr \rangle = \langle R-PL.addr \rangle$, does w always visit $\langle W-PL \rangle$ before r visits $\langle R-PL \rangle$?

Decomposed property W-PL HB R-PL template

Example: Evaluated against CVA6

```
$ cd ../../..
$ ./RUN_JG.sh -j xEval -s InterHBI/xDataDep/same_addr_dep.sv
```

Covergroups	Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?
	Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?
	Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?
	Assume	ariane.ex_stage_i.lsu_i.i_store_un...	?
	Assert	ariane.HB_0	AD
	Cover (re...	ariane.HB_0:precondition1	Hp



Output

```
195 Axiom "data_dep_1_atomic_mem":
196 forall microops "i1", forall microops "i2",
197 (IsAnyWrite i1 ^ IsAnyRead i2 ^ SameData i1 i2 ^
SamePhysicalAddress i1 i2) =>
198 AddEdge ((i1, (0, mem_req)), (i2, (0, mem_req)), "rf", "green").
```

Then there is a happens-before edge between $i1$ at W-PL and $i2$ at R-PL

fv/artifact/cva6.uarch

Other outputs

Run full RTL2 μ SPEC to generate μ SPEC model:

- `./run_interhbi.sh`

μ SPEC model output:

- `fv/artifact/cva6.uarch`

Evaluate μ SPEC model for adherence to the IBM370 MCM:

- `fv/eval_uspec.sh`