




# Side-Channel Security Verification: SynthLC (Overview)

Caroline

# Overview: Synthesizing formally verified side-channel leakage signatures, and thus leakage contracts, from SystemVerilog RTL



(designer-friendly)

→ Successfully deployed on NVIDIA hardware [Summer'25].

<https://github.com/yaohsiaopid/SynthLC>  
<https://github.com/samanthaarcher0/SynthLC>

```

source PL
variable-μpath inst
// MUL skips computation if it has
// zero operands or stays until done
unsafe inst
unsafe args dst MUL mulU (MULN i0) :
return ite( (i0.arg0 == 0) ∨
(i0.arg1 == 0) ∨ done,
{mulFin},{mulU})
    
```

Each localizes and characterizes a hardware side-channel.

# Key Insight: $\mu$ PATH variability ( $>1 \mu$ PATH) is a strong indicator of a hardware side-channel in the DUV


A typical victim program pattern in a classic side-channel attack:

```
unsafe_instruction secret
```

Example on some processor:

```
MUL secret op1
```

```
MUL_mulU(MULN i0):
if (i0.op0 == 0 || i0.op1 == 0):
return fast_path # 1 cycle
return slow_path # 3 cycle
```



Infer MUL's **secret** operand by observing **which  $\mu$ PATH MUL exhibits** at runtime!

# Key Insight: $\mu$ PATH variability ( $>1 \mu$ PATH) is a strong indicator of a hardware side-channel

A **more subtle** victim program pattern in a **side-channel attack**:


```

unsafe_instruction secret
other_instruction public
    
```



Example on RISC-V CVA6 Core:

```

ST [secret]
LD [public]
    
```



RISC-V CVA6 [Zaruba+, VLSI19]



Our Procedure: Synthesize and compare all  $\mu$ PATHs for all inst  $\rightarrow$  identify  $\mu$ PATH variability per inst  $\rightarrow$  attribute it to unsafe operands



✓: (MUL, op0), (MUL, op1)  
 ✗: (SUB, op0), ...

Ask a model checker...


Does  $\mu$ PATH decision  $\langle src \rangle \rightarrow \langle dst0 \rangle$  vs.  $\langle src \rangle \rightarrow \langle dst1 \rangle$  of inst  $\langle P \rangle$  depend on operand  $\langle unsafe-op \rangle$  of inst  $\langle T \rangle$ ?

...when inst  $\langle T \rangle$  is  $\langle the same as, younger than, older than \rangle$  inst  $\langle P \rangle$ .

property templates






# SynthLC outputs a **complete set of leakage signatures** for the DUV, which localize and characterize its hardware side-channels



# Leakage signatures are a **unifying formalism** for hardware side-channels and the leakage contracts that characterize them

transponders      μPATH variability source      transmitters      transmitter operands

Defenses	Side-Channel Leakage Contract	Leakage Contract Components	μPATHs	Leakage Signature Components					
				P	src	T <sup>N</sup>	T <sup>D</sup>	T <sup>S</sup>	args
<b>CT</b> [e.g., Cauligi+, SecDev'7], <b>SpecShield</b> [Barber+, PACT19], <b>ConTEExt</b> [Schwarz+, NDSS20] <b>Serberus</b> • [Mosier+, SP'24, HES Top Pick'26]	<span style="color: red;">unsafe inst-op</span>   	-	-	-	✓	✓	✓	✓	
<b>MI6</b> [Bourgeat+, MICRO19]	Contention-based dynamic channels	-	✓	✓	✓	✓	-	-	
	Static channels	-	✓	✓	-	-	✓	-	
<b>OISA</b> [Yu+, NDSS19]	Input-dependent arithmetic units	-	-	✓	✓	-	-	✓	
<b>STT</b> [Yu+, MICRO19] <b>SDO</b> [Yu+, ISCA20] <b>SPT</b> [Choudhary+, MICRO21] <b>Protean</b> • [Mosier+, HPCA'26]	Explicit channels	-	✓	✓	✓	-	-	✓	
	Implicit channels	-	✓	✓	-	✓	✓	✓	
	Implicit branches	-	✓	-	-	✓	✓	✓	
	Prediction-based channels	-	✓	✓	-	-	✓	✓	
	Resolution-based channels	-	✓	✓	-	✓	-	✓	
<b>SDO</b> [Yu+, ISCA20]	Data-oblivious variants	✓	-	-	✓	-	-	✓	
<b>Dolma</b> [Loughlin+, ISCA21]	Variable-time micro-ops	-	-	-	✓	-	-	✓	
	Contention-based dynamic channels	-	✓	✓	✓	✓	-	✓	
	Inductive micro-ops	-	✓	-	-	✓	-	✓	
	Resolvent micro-ops	-	-	-	-	✓	-	✓	
	Prediction resolution points	-	✓	✓	-	✓	-	✓	
	Persistent state modifying micro-ops	-	-	-	-	-	✓	✓	



# Side-Channel Security Verification: SynthLC (Hands-On)


Samantha

# SynthLC: RTL2M $\mu$ PATH for leakage contract synthesis


**Recap:** RTL2M $\mu$ PATH discovers all  $\mu$ PATHs per instruction

**SynthLC:** Attribute  $\mu$ PATH variability to instructions' data operands using:

- information flow tracking
- property generation from templates
- model checking



# Optimizing RTL2MμPATH for leakage contract synthesis



**μPATH decision:** (source PL, {sets of follower PLs})


Decision 1: (div\_s0: {{div\_s1}, {div\_s0}})

Decision 2: (scb\_exec: {{scb\_com}, {scb\_exec}})


**Goal: Optimize RTL2MμPATH to construct μPATH decisions without full μPATHS**

# Optimizing RTL2MμPATH for leakage contract synthesis


Two DIV instruction μPATHs



**μPATH decision:** (source PL, {sets of follower PLs})



Decision 1: (div\_s0: {{div\_s1}, {div\_s0}})




Decision 2: (scb\_exec: {{scb\_com}, {scb\_exec}})

**Goal: Optimize RTL2MμPATH to construct μPATH decisions without full μPATHS**

## Roadmap: Apply SynthLC on CVA6

- **Optimized RTL2M $\mu$ PATH**
  - Step 1: [inside] Per-instruction PL reachability
  - Step 2: [inside] Obtain PL followers
  - Step 3: [inside] Construct decisions
- SynthLC: Leakage contract synthesis using symbolic IFT
  - Step 4: [inside] Determine if decisions are tainted under the intrinsic transmitter assumption
  - Step 5: [inside] Determine if decisions are tainted under the dynamic transmitter assumption

# Optimized RTL2M $\mu$ PATH for Decision Construction



Reduces the number of properties significantly

## Per-design Steps: Identical to RTL2M $\mu$ PATH

### Setup:

1. PL annotation (input)

### Two global steps:

1. Get all PLs reachable by any instruction
2. Generate DFG between all PL signals via static analysis

All examples in this section use the CVA6 (Ariane) processor.  
We will work under `synthlc_optimized/fv` folder:

```
$ cd ~/fava_isca2026/synthlc_optimized/fv; ./setup_scripts.sh
```

## Roadmap: Apply SynthLC on CVA6

- **Optimized RTL2M $\mu$ PATH**
  - **Step 1: [inside] Per-instruction PL reachability**
  - Step 2: [inside] IUV PL followers
  - Step 3: [inside] Construct decisions
- SynthLC: Leakage contract synthesis using symbolic IFT
  - Step 4: [inside] Determine if decisions are tainted under the intrinsic transmitter assumption
  - Step 5: [inside] Determine if decisions are tainted under the dynamic transmitter assumption

# Step 1: Per-instruction PL Reachability


Which PLs can each instruction type visit?

→ Same as original flow

Note the slight change in syntax: properties can be written in SV or TCL

Set of all reachable PLs

Check reachability for each instruction



```
cover -name cvr_div_s1      {div_s1}
cover -name cvr_div_s2      {div_s1}
cover -name cvr_decode_s1   {decode_s1}
cover -name cvr_issue_s1    {issue_s1}
cover -name cvr_scb_0_s8    {scb_0_s8}
cover -name cvr_scb_0_s12   {scb_0_s12}
...
```


## Roadmap: Apply SynthLC on CVA6

- **Optimized RTL2M $\mu$ PATH**
  - Step 1: [inside] Per-instruction PL reachability
  - **Step 2: [inside] Obtain one-cycle PL followers**
  - Step 3: [inside] Construct decisions
- SynthLC: Leakage contract synthesis using symbolic IFT
  - Step 4: [inside] Determine if decisions are tainted under the intrinsic transmitter assumption
  - Step 5: [inside] Determine if decisions are tainted under the dynamic transmitter assumption

## Step 2: One-cycle PL followers

Which PLs can be visited exactly one cycle after another?


- Candidate HB edges are determined by static analysis of a circuit's dataflow graph (DFG)



## Step 2: One-cycle PL followers

Which PLs can be visited exactly one cycle after another?

- Candidate HB edges are determined by static analysis of a circuit's dataflow graph (DFG)



Property template:


```
cover -name cvr_<PL_1>_HB_1_cyc_<PL_2> {<PL_1> ##1 <PL_2>}
```

**SVA syntax:**  
One cycle later

## [Hands-On] Generate Properties for One-Cycle PL Followers

**Step 2a:** Open TCL file and fill in missing cover properties for follower reachability:

```
$ vim synthlc/i_DIV_out/xCoverCandidateHBEdges/rtl2mupath_candidate_HB.tcl
```



### Intermediate Output


```
7 cover -name cvr_decode_s1_HB_1_cyc_issue_s8 { decode_s1 ##1 issue_s8 }
8 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s8 { decode_s1 ##1 scb_0_s8 }
9 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s12 { decode_s1 ##1 scb_0_s12 }
10 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s13 { _____ }
...
61 cover -name cvr_decode_s1_HB_1_cyc_decode_s1 { decode_s1 ##1 decode_s1 }
```

```
i_DIV_out/xCoverAPerfLoc/rtl2mupath_candidate_HB.tcl
```

## [Hands-On] Generate Properties for One-Cycle PL Followers

**Step 2a:** Open TCL file and fill in missing cover properties for follower reachability:

```
$ vim synthlc/i_DIV_out/xCoverCandidateHBEdges/rtl2mupath_candidate_HB.tcl
```



### Intermediate Output


```
7 cover -name cvr_decode_s1_HB_1_cyc_issue_s8 { decode_s1 ##1 issue_s8 }
8 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s8 { decode_s1 ##1 scb_0_s8 }
9 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s12 { decode_s1 ##1 scb_0_s12 }
10 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s13 { decode_s1 ##1 scb_0_s13 }
...
61 cover -name cvr_decode_s1_HB_1_cyc_decode_s1 { decode_s1 ##1 decode_s1 }
```

```
i_DIV_out/xCoverAPerfLoc/rtl2mupath_candidate_HB.tcl
```

## [Hands-On] Generate Properties for One-Cycle PL Followers

**Step 2a:** Open TCL file and fill in missing cover properties for follower reachability:

```
$ vim synthlc/i_DIV_out/xCoverCandidateHBEdges/rtl2mupath_candidate_HB.tcl
```



### Intermediate Output

```
7 cover -name cvr_decode_s1_HB_1_cyc_issue_s8 { decode_s1 ##1 issue_s8 }
8 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s8 { decode_s1 ##1 scb_0_s8 }
9 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s12 { decode_s1 ##1 scb_0_s12 }
10 cover -name cvr_decode_s1_HB_1_cyc_scb_0_s13 { decode_s1 ##1 scb_0_s13 }
...
61 cover -name cvr_decode_s1_HB_1_cyc_decode_s1 { decode_s1 ##1 decode_s1 }
```


i\_DIV\_out/xCoverAPerfLoc/rtl2mupath\_candidate\_HB.tcl

## [Hands-On] Generate Properties for One-Cycle PL Followers

**Step 2b:** Check if each pair of PLs can be visited concurrently (for later filtering)

```
$ vim synthlc/i_DIV_out/xCoverCandidateHBEdges/rtl2mupath_candidate_HB.tcl
```

Can two PLs be visited concurrently?



### Intermediate Output

```
104 cover -name cvr_decode_s1_CONCUR_issue_s8 { decode_s1 && issue_s8 }  
...  
117 cover -name cvr_issue_s8_CONCUR_scb_0_s8 { issue_s8 && scb_0_s8 }  
118 cover -name cvr_issue_s8_CONCUR_scb_0_s12 { issue_s8 && scb_0_s12 }  
119 cover -name cvr_issue_s8_CONCUR_scb_0_s13 { issue_s8 && scb_0_s13 }
```

`i_DIV_out/xCoverAPerfLoc/rtl2mupath_candidate_HB.tcl`

# [Hands-On] Check Properties for One-Cycle PL Followers

**Step 2c:** Get PLs that can be visited one cycle after (and concurrently as) another PL

```
$ mkdir xEval; ./RUN_JG.sh -j xEval -s \  
synthlc/i_DIV_out/xCoverCandidateHBEedges/rtl2mupath_candidate_HB.sv -t \  
synthlc/i_DIV_out/xCoverCandidateHBEedges/rtl2mupath_candidate_HB.tcl -g 1
```

The screenshot shows the Cadence Formal Property tool interface. The 'Design Hierarchy' on the left is expanded to 'ariane (ariane)'. The 'Task Tree' tab is selected, showing a tree of tasks. The 'Property Table' is open, displaying a list of properties. A red box highlights the 'Task Tree' tab, with a callout: 'Click on "Task Tree" to filter properties'. Another red box highlights the 'Properties' column header, with a callout: 'Click on this icon to see the property definition'. A third red box highlights a row in the table, with a callout: 'Choose a property'. The table contains the following data:

Type	Name	Engine	Bound	Target Bound	Times	Time
Cover	cvr_div_s1_HB_1_cyc_div_s2	Tri	5	N/A	1	
Cover	cvr_div_s2_HB_1_cyc_div_s1	I (11)	Infinite	N/A	0	
Cover	cvr_decode_s1_HB_1_cyc_issue_s8	Tri	2-3	N/A	1	
Cover	cvr_decode_s1_HB_1_cyc_scb_0_s8	Tri	2-3	N/A	1	
Cover	cvr_decode_s1_HB_1_cyc_scb_0_s12	AM (14)	Infinite	N/A	0	
Cover	cvr_decode_s1_HB_1_cyc_scb_0_s13	AM (10)	Infinite	N/A	0	
Cover	cvr_decode_s1_HB_1_cyc_scb_1_s12	AM (11)	Infinite	N/A	0	
Cover	cvr_decode_s1_HB_1_cyc_scb_1_s13	AM (11)	Infinite	N/A	0	
Cover	cvr_decode_s1_HB_1_cyc_scb_2_s8	AD	5	N/A	1	
Cover	cvr_decode_s1_HB_1_cyc_scb_2_s12	AM (12)	Infinite	N/A	0	
Cover	cvr_decode_s1_HB_1_cyc_scb_2_s13	AM (12)	Infinite	N/A	0	


The console at the bottom shows the following output:

```
[mytask] %  
INFO (IPF051): 2.0.Hp: The cover property "cvr_issue_s8_CONCUR_scb_2_s12" was proven unreachable in 77.55 s.  
INFO (IPF051): 2.0.Hp: The cover property "cvr_issue_s8_CONCUR_scb_2_s13" was proven unreachable in 77.55 s.  
INFO (IPF047): 2.0.Bm: The cover property "cvr_scb_1_s12_HB_1_cyc_scb_1_s13" was covered in 13 cycles in 81.85 s.  
INFO (IPF051): 2.0.Mpcustom2: The cover property "cvr_issue_s8_CONCUR_scb_3_s12" was proven unreachable in 102.35 s.  
INFO (IPF051): 2.0.Mpcustom2: The cover property "cvr_issue_s8_CONCUR_scb_3_s13" was proven unreachable in 102.36 s.  
INFO (IPF051): 2.0.Hp: The cover property "cvr_issue_s8_HB_1_cyc_decode_s1" was proven unreachable in 114.71 s.
```

# [Hands-On] Check Properties for One-Cycle PL Followers

**Step 2c:** Get PLs that can be visited one cycle after (and concurrently as) another PL

```
$ ./RUN_JG.sh -j xEval -s \  
synthlc/i_DIV_out/xCoverCandidateHBEdges/rtl2mupath_candidate_HB.sv -t \  
synthlc/i_DIV_out/xCoverCandidateHBEdges/rtl2mupath_candidate_HB.tcl -g 1
```



cvr\_decode\_s1\_HB\_1\_cyc\_issue\_s8 ✓  
 cvr\_decode\_s1\_HB\_1\_cyc\_scb\_0\_s8 ✓  
 cvr\_decode\_s1\_HB\_1\_cyc\_scb\_0\_s12 ✗  
 cvr\_decode\_s1\_HB\_1\_cyc\_scb\_0\_s13 ✗

cvr\_decode\_s1\_CONCUR\_issue\_s8 ✗  
 cvr\_issue\_s8\_CONCUR\_scb\_0\_s8 ✓  
 cvr\_issue\_s8\_CONCUR\_scb\_0\_s12 ✗  
 cvr\_issue\_s8\_CONCUR\_scb\_0\_s13 ✗


## Roadmap: Apply SynthLC on CVA6

- **Optimized RTL2M $\mu$ PATH**
  - Step 1: [inside] Per-instruction PL reachability
  - Step 2: [inside] Obtain one-cycle PL followers
  - **Step 3: [inside] Construct decisions**
- SynthLC: Leakage contract synthesis using symbolic IFT
  - Step 4: [inside] Determine if decisions are tainted under the intrinsic transmitter assumption
  - Step 5: [inside] Determine if decisions are tainted under the dynamic transmitter assumption

### Step 3: Construct Decisions

Which sets of PLs are visited after another PL?

- In step 2, we found that the `decode_s1` PL can be followed by:
  - `decode_s1` (stay in decode for another cycle)
  - `issue_s8` (issued to the mult/div unit)
  - `scb_<N>_s8` (in scoreboard & in-flight)
- Now we need to find all subsets of these 3 PLs that can be visited exactly one cycle after `decode_s1`



# Step 3: Construct Decisions

Which sets of PLs are visited after another PL?


Decision source

- In step 2, we found that the **decode\_s1** PL can be followed by:
  - decode\_s1** (stay in decode for another cycle)
  - issue\_s8** (issued to the multiprocessor)
  - scb\_<N>\_s8** (in scoreboard & multiprocessor)


Decision destination sets

Ruled out via concurrent PL filtering in step 2

- Now we need to find all subsets of these 3 PLs that can be visited exactly one cycle after **decode\_s1**



## Step 3: Generate Properties for Decision Construction



Property template:

```
cover -name cvr_src_<DECISION_SRC>_dest_set__<DEST_SET>
{
  <DECISION_SRC> ##1
  ( ( <CONJUNCTION_OF_DEST_SET> & 1'b1 ) &
    ! ( <DISJUNCTION_OF_OTHER_FOLLOWERS> | 1'b0 )
  )
}
```





# [Hands-On] Check Properties for Decision Construction

**Step 3b:** Determine the sets of PLs that can be visited one cycle after the source PL

```
$ ./RUN_JG.sh -j xEval -s \  
synthlc/i_DIV_out/xFollowerSetsOnly/rtl2mupath_followers.sv -t \  
synthlc/i_DIV_out/xFollowerSetsOnly/rtl2mupath_followers.tcl -g 1
```

Type	Name	Engine	Bound	Target Bound	Traces	Time	Task
✓	Cover	cvr_src_div_s1_dest_set_div_s1	B	5	N/A	1	0.5 mytask
✓	Cover	cvr_src_div_s1_dest_set_div_s2	B	5	N/A	1	0.7 mytask
✓	Cover	cvr_src_decode_s1_dest_set	B	4	N/A	1	0.3 mytask
✓	Cover	cvr_src_decode_s1_dest_set_decode_s1	B	4	N/A	1	0.3 mytask
✗	Cover	cvr_src_decode_s1_dest_set_scb_3_s8	Tri (19)	Infinite	N/A	0	5.1 mytask
✗	Cover	cvr_src_decode_s1_dest_set_scb_2_s8	Tri (17)	Infinite	N/A	0	4.7 mytask
✗	Cover	cvr_src_decode_s1_dest_set_scb_1_s8	Tri (14)	Infinite	N/A	0	3.4 mytask
✗	Cover	cvr_src_decode_s1_dest_set_scb_0_s8	AD (9)	Infinite	N/A	0	5.5 mytask
✗	Cover	cvr_src_decode_s1_dest_set_issue_s8	Ncustom...	Infinite	N/A	0	15.7 mytask
✓	Cover	cvr_src_decode_s1_dest_set_issue_s8_scb_3_s8	Hp	6	N/A	1	154.1 mytask
✓	Cover	cvr_src_decode_s1_dest_set_issue_s8_scb_2_s8	Hp	5	N/A	1	98.3 mytask
✓	Cover	cvr_src_decode_s1_dest_set_issue_s8_scb_1_s8	Hp	4	N/A	1	50.6 mytask
✓	Cover	cvr_src_decode_s1_dest_set_issue_s8_scb_0_s8	B	2 - 3	N/A	1	50.6 mytask
✗	Cover	cvr_src_issue_s8_dest_set_scb_3_s8	I (9)	Infinite	N/A	0	15.7 mytask
✗	Cover	cvr_src_issue_s8_dest_set_scb_2_s8	Tri (9)	Infinite	N/A	0	15.7 mytask
✗	Cover	cvr_src_issue_s8_dest_set_scb_1_s8	AD (8)	Infinite	N/A	0	15.7 mytask
✗	Cover	cvr_src_issue_s8_dest_set_scb_0_s8	Tri (14)	Infinite	N/A	0	15.7 mytask
?	Cover	cvr_src_issue_s8_dest_set_div_s1	K	22 -	N/A	0	15.7 mytask
✓	Cover	cvr_src_scb_0_s8_dest_set	Hp	8	N/A	1	15.7 mytask

cvr\_src\_decode\_s1\_dest\_set ✓  
cvr\_src\_decode\_s1\_dest\_set\_decode\_s1 ✓  
cvr\_src\_decode\_s1\_dest\_set\_scb\_0\_s8 ✗  
cvr\_src\_decode\_s1\_dest\_set\_issue\_s8 ✗  
cvr\_src\_decode\_s1\_dest\_set\_issue\_s8\_scb\_0\_s8 ✓

## [Hands-On] Check Properties for DIV Decisions

**Step 3c:** Inspect the resulting decisions for a DIV instruction

```
$ vim synthlc/i_DIV_out/xFollowerSetsOnly/decisions.txt
```

Output

```
1 div_s1, [[], ['div_s1'], ['div_s2']]
```

i\_DIV\_out/xFollowerSetsOnly/decisions.txt



Describes  $\mu$ PATHs where DIV takes variable cycles in serial division unit

Output

```
2 decode_s1, [[], ['decode_s1'], ['issue_s8', 'scb_3_s8'],  
  ['issue_s8', 'scb_2_s8'], ['issue_s8', 'scb_1_s8'], ['issue_s8', 'scb_0_s8']]
```

i\_DIV\_out/xFollowerSetsOnly/decisions.txt



Describes  $\mu$ PATHs where DIV remains in decode for more than one cycle before being issued and varies which scoreboard entry is occupied


## Roadmap: Apply SynthLC on CVA6

- Optimized RTL2M $\mu$ PATH
  - Step 1: [inside] Per-instruction PL reachability
  - Step 2: [inside] Obtain one-cycle PL followers
  - Step 3: [inside] Construct decisions
- **SynthLC: Leakage contract synthesis using symbolic IFT**
  - **Step 4: [inside] Determine if decisions are tainted under the intrinsic transmitter assumption**
  - Step 5: [inside] Determine if decisions are tainted under the dynamic transmitter assumption

## SynthLC: Attribute $\mu$ PATH Variability to Instruction Operands

If an instruction's operand causes the same or another instruction to exhibit different  $\mu$ PATHs, this indicates the operand can leak via a hardware side-channel

How do we prove operands "cause"  $\mu$ PATH variability? **Symbolic information flow**



# Symbolic Information Flow Background

Two methods for symbolic information flow:





## Taint tracking:

- Augment the design one bit of *taint* per state bit in the design, connected via *taint tracking* logic
- Taint is injected at the *source taint signal* and checked at the *sink taint signal*

## Self-composition:

- Instantiate two copies of the same design with all *non-source* inputs constrained to be equal
- Determine whether a *sink signal* in each design copy can have different values



Figures from [Ceesay-Seitz et al. ICCAD '25]

## Taint tracking: Instrument the Design with IFT Logic

- For this tutorial, CVA6 has already been instrumented with taint logic using CellIFT [Solt+, USENIX Sec'22] ([paper](#), [repo](#))
- CellIFT adds taint logic using a custom compilation pass in the open-source synthesis tool [Yosys](#) [Wolf+, 2013]
- Instrumented design files can be found in directories:
  - `fava_isca2026/synthlc_optimized/fv/src_ift`
  - `fava_isca2026/synthlc_optimized/fv/src_ift_2flag`

## Step 4: IFT Properties for Decisions Under Intrinsic Transmitter Assumption

Assume that taint originates at DIV instruction's own register operands:

### Intermediate output

```

11178 wire read_op_i = (issue_stage_i.i_issue_read_operands.pc_o == pc0);
11197 I0_T0: assume property (@(posedge clk_i)
11198   read_op_i |-> issue_stage_i.i_issue_read_operands.operand_a_q_t0 == {64{1'b1}});
11199 I0_T1: assume property (@(posedge clk_i)
11200   !read_op_i |-> issue_stage_i.i_issue_read_operands.operand_a_q_t0 == {64{1'b0}});
11201 I0_T2: assume property (@(posedge clk_i)
11202   issue_stage_i.i_issue_read_operands.operand_b_q_t0 == {64{1'b0}});
  
```

Flag when pc0 reads its operands

Taint is introduced at operand rs1 read\_op\_i is high

synthlc/i\_DIV\_out/xIftIntrinsic/ift\_intr\_rtl2mupath\_taint\_rs1\_top.sv

For each destination set in each decision, one property is generated from the template:

```

cover -name taint_rs1_src_<DECISION_SRC>_dest_<i>
  {<DECISION_SRC> ##1
    (<DECISION_DEST_SET_EXACT> && (|{<DECISION_DEST_SET_TAINTED>, 1'b0}))
  }
  
```

Generated index of destination set

Exact implies only the dest set PLs and no other followers


**SVA syntax:**  
Disjunction over a set of wires

## [Hands-On] Generate IFT Properties for DIV Decisions

**Step 4a:** Open TCL file and fill in the source, destination set, and taint signal in an IFT property:

```
$ vim synthlc/i_DIV_out/xIftIntrinsic/ift_intr_rtl2mupath_taint_rs1.tcl
```

- Recall the decision with the `div_s1` source PL and 3 destination sets:



### Intermediate Output

```
1 cover -name {taint_rs1_src_div_s1_dest_0} {@(posedge clk_i) div_s1 ##1 ( !div_s2 &&
!div_s1 && 1'b1 && (|{div_s2_t0, div_s1_t0, 1'b0}))}
2 cover -name {taint_rs1_src_div_s1_dest_1} {@(posedge clk_i) div_s1 ##1 ( !div_s2 &&
div_s1 && 1'b1 && (|{div_s1_t0, 1'b0}))}
3 cover -name {taint_rs1_src_div_s1_dest_2} {@(posedge clk_i) _____ ##1 (
_____ && 1'b1 && (|{_____, 1'b0}))}
```


```
synthlc/i_DIV_out/xIftIntrinsic/ift_intr_rtl2mupath_taint_rs1.tcl
```

## [Hands-On] Generate IFT Properties for DIV Decisions

**Step 4a:** Open TCL file and fill in the source, destination set, and taint signal in an IFT property:

```
$ vim synthlc/i_DIV_out/xIftIntrinsic/ift_intr_rtl2mupath_taint_rs1.tcl
```

- Recall the decision with the `div_s1` source PL and 3 destination sets:



### Intermediate Output

```
1 cover -name {taint_rs1_src_div_s1_dest_0} {@(posedge clk_i) div_s1 ##1 ( !div_s2 && !div_s1 && 1'b1 && (|{div_s2_t0, div_s1_t0, 1'b0}))}
2 cover -name {taint_rs1_src_div_s1_dest_1} {@(posedge clk_i) div_s1 ##1 ( !div_s2 && div_s1 && 1'b1 && (|{div_s1_t0, 1'b0}))}
3 cover -name {taint_rs1_src_div_s1_dest_2} {@(posedge clk_i) div_s1 ##1 ( !div_s1 && div_s2 && 1'b1 && (|{div_s2_t0, 1'b0}))}
```

```
synthlc/i_DIV_out/xIftIntrinsic/ift_intr_rtl2mupath_taint_rs1.tcl
```

# [Hands-On] Check Intrinsic IFT Properties for DIV Decisions

**Step 4b:** Determine if the decision destinations can become tainted

```
$ ./setup_scripts_ift.sh; ./RUN_JG_ift.sh -j xEval -s \  
synthlc/i_DIV_out/xIftIntrinsic/ift_intr_rtl2mupath_taint_rs1.sv -t \  
synthlc/i_DIV_out/xIftIntrinsic/ift_intr_rtl2mupath_taint_rs1.tcl -g 1
```

The screenshot shows the Cadence Formal Property Verifier interface. The 'Property Table' window is open, displaying a list of properties. A red box highlights three 'Cover' entries:

Type	Name	Engine	Bound	Target Bound	Traces	Time	Task
Assume	ariane.i0_T0	?		N/A	0	0.0	mytask
Assume	ariane.i0_T1	?		N/A	0	0.0	mytask
Assume	ariane.i0_T2	?		N/A	0	0.0	mytask
Assume	ariane.IFR	?		N/A	0	0.0	mytask
Assume	ariane.i_DIV_0	?		N/A	0	0.0	mytask
Assume	ariane.i_DIV_1	?		N/A	0	0.0	mytask
Assume	ariane.i_DIV_2	?		N/A	0	0.0	mytask
Assume	ariane.i_DIV_3	?		N/A	0	0.0	mytask
Assume	ariane.ex_stage_1_lsu_1_1_ord_sram.LIM_ADDR	?		N/A	0	0.0	mytask
Cover	taint_rs1_src_div_s1_dest_0	N	5	N/A	1	2.5	mytask
Cover	taint_rs1_src_div_s1_dest_1	C	5	N/A	1	1.9	mytask
Cover	taint_rs1_src_div_s1_dest_2	C	5	N/A	1	2.1	mytask

The 'Cover' entries are marked with a green checkmark in the 'Type' column. The 'Design Hierarchy' window shows coverage statistics for 'session\_0':

- unreachable : 0 (0%)
- bounded\_unreachable (user) : 0 (0%)
- covered : 3 (100%)
- ar\_covered : 0 (0%)
- undetermined : 0 (0%)
- unknown : 0 (0%)
- error : 0 (0%)

The console window shows the following commands and output:

```
mytaskl % puts "END"  
END  
mytaskl % report -task mytask -csv -results -file "Eval/ift_intr_rtl2mupath_taint_rs1.csv" -force  
mytaskl % #save "Eval/ift_intr_rtl2mupath_taint_rs1.db" --clean --include {app_data session_data elaborated_design} -force  
mytaskl % ## #exit
```


Decision depends intrinsically on the DIV's first operand value.

DIV instruction is classified as an intrinsic transmitter.

# [Hands-On] Check Intrinsic IFT Properties for DIV Decisions

**Step 4c:** Examine the summary of intrinsic transmitter results

```
$ vim synthlc/i_DIV_out/xIftDynamic/leakage_signature.txt
```



Output

		DIV	
1		N	intrinsic
2			
3	operand rs1/2	1 2	
4	div_s1	1	column per
5	decode_s1	0	operand where
6	issue_s8	0	taint originates
7	scb_0_s8	1	1 → decision is tainted
8	scb_0_s12	1	0 → untainted
...			
15	instn_begin	0	

DIV decision src

synthlc/i\_DIV\_out/xIftDynamic/leakage\_signature.txt

## Roadmap: Apply SynthLC on CVA6


- Optimized RTL2M $\mu$ PATH
  - Step 1: [inside] Per-instruction PL reachability
  - Step 2: [inside] Obtain one-cycle PL followers
  - Step 3: [inside] Construct decisions
- **SynthLC: Leakage contract synthesis using symbolic IFT**
  - Step 4: [inside] Determine if decisions are tainted under the intrinsic transmitter assumption
  - **Step 5: [inside] Determine if decisions are tainted under the dynamic transmitter assumption**



# Step 5: Dynamic Transmitter/Transponder Interactions

- Assume that a load (LW) is the transponder (decisions have been pre-generated in `synthlc/i_LW_out/xFollowerSetsOnly/decisions.txt`)
- Below we have a decision for a LW instruction where issue is the **source** and there are three **destination sets**

```
issue_s16  
(issue to LSU)  
scb_N_s8  
(scoreboard in flight)  
load_unit_s1  
(load data ready)  
lsq_enq_N_s1  
(enqueued in LSQ)  
load_unit_op_s3  
(load stall due to page offset conflict)
```



## Step 5: IFT Properties for Decisions Under Dynamic Transmitter Assumption

- A transmitter is classified as *dynamic* if its operands cause  $\mu$ PATH variability for a different in-flight instruction

### Intermediate Output

```
11141 pc1_i0_assoc_1: assume property (@(posedge clk_i)
11142     id_stage_i.\fetch_entry_i.address == pc1 |-> id_stage_i.instruction == i1);
...
11182 wire read_op_i = (issue_stage_i.i_issue_read_operands.pc_o == pc1);
...
11197 I0_T0: assume property (@(posedge clk_i)
11198     read_op_i |-> issue_stage_i.i_issue_read_operands.operand_a_q_t0 == {64{1'b1}});
11199 I0_T1: assume property (@(posedge clk_i)
11200     !read_op_i |-> issue_stage_i.i_issue_read_operands.operand_a_q_t0 == {64{1'b0}});
11201 I0_T2: assume property (@(posedge clk_i)
11202     issue stage i.i issue read operands.operand b q t0 == {64{1'b0}});
...
11244 group_4_i1: assume property (
11245     ((i1[14:12] == 3'b010) && (i1[6:0] == 7'b0100011) && 1'b1) ||
11246     1'b0);
```

pc1 is associated with instruction i1

Flag when pc1 reads its operands

Assume taint is introduced at operand rs1 only if read\_op\_i is 1

Assume instruction i1 is a store

synthlc/i\_LW\_out/xIftDynamic/ift\_dyn\_rtl2mupath\_taint\_rs1\_group4\_top.sv

## Step 5: IFT Properties for Decisions Under Dynamic Transmitter Assumption

Dynamic transmitter property requires that both instructions are in flight at the same time in the precondition.

Property template:

```
cover -name taint_rs1_src_<DECISION_SRC>_dest_<i>  
  {(<DECISION_SRC> && i1_in_some_pl) ##1  
    (<DECISION_DEST_SET_EXACT> && (|{<DECISION_DEST_SET_TAINTED>, 1'b0})  
  }
```

Generated index  
of destination set

where **i1\_in\_some\_pl** is 1 when instruction **i1** is in flight (occupying any PL)

# [Hands-On] IFT Properties for Decisions Under Dynamic Transmitter Assumption

**Step 5a:** Open TCL file and fill in an IFT property for dynamic transmitter/transponder pair

```
cover -name taint_rs1_src_<DECISION_SRC>_dest_<i>
  {(<DECISION_SRC> && i1_in_some_pl) ##1
    (<DECISION_DEST_SET_EXACT> && (|{<DECISION_DEST_SET_TAINTED>, 1'b0})
  }
```


Generated index  
of destination set

```
$ vim synthlc/i_LW_out/xIftDynamic/ift_dyn_rtl2mupath_taint_rs1_group4.tcl
```

## Intermediate Output

```
23 cover -name {taint_rs1_src_issue_s16_dest_4} {@(posedge clk_i) ( _____ &&
  _____ ) ##1 ( _____ && _____ && !scb_1_s12 && !load_unit_op_s3 &&
  !scb_0_s13 && !scb_2_s12 && !scb_3_s13 && !scb_2_s13 && !scb_2_s8 && !issue_s16 &&
  !scb_1_s13 && !decode_s1 && !lsq_enq_0_s1 && !lsq_enq_1_s1 && !scb_0_s12 &&
  !load_unit_buff_s1 && !scb_3_s12 && !load_unit_op_s1 && !scb_1_s8 && !mem_req_s1 &&
  !scb_3_s8 && !load_unit_op_s2 && 1'b1 && (|{ _____, _____, 1'b0}))}
```

```
synthlc/i_LW_out/xIftDynamic/ift_dyn_rtl2mupath_taint_rs1_group4.tcl
```



# [Hands-On] IFT Properties for Decisions Under Dynamic Transmitter Assumption

**Step 5a:** Open TCL file and fill in an IFT property for dynamic transmitter/transponder pair


```
cover -name taint_rs1_src_<DECISION_SRC>_dest_<i>
  {(<DECISION_SRC> && i1_in_some_pl) ##1
    (<DECISION_DEST_SET_EXACT> && (|{<DECISION_DEST_SET_TAINTED>,1'b0})}
  }
```

```
$ vim synthlc/i_LW_out/xIftDynamic/ift_dyn_rtl2mupath_taint_rs1_group4.tcl
```

## Intermediate Output

```
23 cover -name {taint_rs1_src_issue_s16_dest_4} {@(posedge clk_i) (issue_s16 &&
i1_in_some_pl) ##1 ( scb_0_s8 && load_unit_s1 && !scb_1_s12 && !load_unit_op_s3 &&
!scb_0_s13 && !scb_2_s12 && !scb_3_s13 && !scb_2_s13 && !scb_2_s8 && !issue_s16 &&
!scb_1_s13 && !decode_s1 && !lsq_enq_0_s1 && !lsq_enq_1_s1 && !scb_0_s12 &&
!load_unit_buff_s1 && !scb_3_s12 && !load_unit_op_s1 && !scb_1_s8 && !mem_req_s1 &&
!scb_3_s8 && !load_unit_op_s2 && 1'b1 && (|{scb_0_s8_t0, load_unit_s1_t0, 1'b0}))}
```



```
synthlc/i_LW_out/xIftDynamic/ift_dyn_rtl2mupath_taint_rs1_group4.tcl
```



# [Hands-On] Check Dynamic IFT Properties for LW Decisions

**Step 5b:** Determine if the decision destination can be tainted via dynamic store:

```
$ ./RUN_JG_ift.sh -j xEval -s \  
synthlc/i_LW_out/xIftDynamic/ift_dyn_rtl2mupath_taint_rs1_group4.sv -t \  
synthlc/i_LW_out/xIftDynamic/ift_dyn_rtl2mupath_taint_rs1_group4.tcl -g 1
```




Decision depends on a dynamic store instruction's address operand value.

Store is classified as dynamic transmitter that can cause  $\mu$ PATH variability for a load transponder.

# [Hands-On] Check Dynamic IFT Properties for LW Decisions

**Step 5c:** Examine the summary of dynamic transmitter results (i.e. complete leakage signature):

```
$ vim synthlc/i_LW_out/xIftDynamic/leakage_signature.txt
```



Output

		Dynamic transmitter											
		DIV		ADD		LW		SW		BEQ			
		N	D	N	D	N	D	N	D	N	D	N	D
1	operand rs1/2	1	2	1	2	1	2	1	2	1	2	1	2
2		0	0	1	1	0	0	0	0	1	0	0	0
3		0	0	1	1	0	0	0	0	1	0	0	0
4	decode_s1	0	0	1	1	0	0	0	0	1	0	0	0
5	issue_s16	0	0	1	1	0	0	0	0	1	0	0	0

LD decision src  
1 column per operand where taint originates

synthlc/i\_LW\_out/xIftDynamic/leakage\_signature.txt

Run for each transmitter instruction type

## Results for Other Transponders

- To run all SynthLC steps for another transponder instruction (`instr`) under intrinsic and dynamic transmitter assumptions:

```
$ cd synthlc; run_an_instn_optimized.sh <instr>.sv
```

- Decisions for a transponder instruction (`instr`) can be found in the decisions output files:

```
$ synthlc/i_<instr>_out/xFollowerSetsOnly/decisions.txt
```

- Leakage signatures for each transponder instruction (`instr`) under intrinsic and dynamic transmitter assumptions are in the leakage signature files:

```
$ synthlc/i_<instr>_out/xIftDynamic/leakage_signature.txt
```

# Applications of Leakage Signatures for Security Analysis

- Follow-on work: *Helium: Quantifying Microarchitectural Side-Channel Leakage with Probabilistic Guarantees*
  - **Will be presented at the Security Session (3C) on Monday at 2:50pm!**
- This work extends leakage signatures in order to quantify hardware side-channel leakage of program secrets


## Side-channel models derived from SynthLC's leakage signatures

// **Bit-Serial optimization:** Division instruction exhibits 65  $\mu obs$  depending on the difference in the two operands' number of leading zeros.

```
 $\mu obs$  bit_serial(DIV i):  
  if (i.op1==0  $\vee$  (i.op1<i.op2)): return  $\mu obs_1$   
  else:  
    for d in range(64):  
      if ((i.op1>>d)≥i.op2)  $\wedge$  ((i.op1>>(d+1))<i.op2):  
        return  $\mu obs_{d+2}$ 
```



Symbolic and simulation-based program analysis of security-critical programs



Novel probabilistic privacy guarantees